[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"skill:01M787ST202MHVFDQJZA2N2SMP":3,"skill-same:01M787ST202MHVFDQJZA2N2SMP":98},{"skillNo":4,"name":5,"nameZh":6,"description":7,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":16,"categories":17,"keywords":18,"publishedAt":19,"linkOnly":20,"markdownContent":21,"markdownBody":22,"frontMatter":23,"refName":34,"commitSha":35,"skillDirectory":36,"forksCount":14,"repositoryHtmlUrl":37,"repositoryHomepageUrl":6,"ownerHtmlUrl":38,"ownerBlogUrl":39,"ownerDescription":40,"updatedAt":41,"install":42,"resources":55},"01M787ST202MHVFDQJZA2N2SMP","jetson-customize-usb",null,"Enable\u002Fdisable Jetson USB2\u002FUSB3 SS ports via kernel-DT overlay. Do NOT use for UPHY lane allocation or ODMDATA edits.","Solizardking\u002Ftrain2earn","Solizardking","https:\u002F\u002Favatars.githubusercontent.com\u002Fu\u002F108096810?v=4","01M786KDB10AYV042N0F9BD5B5","Clawd","01M786KDC5C3NPE4W44C5641EZ",0,"Apache-2.0","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002FSKILL.md",[],[],"2026-11-15 14:19:17",false,"---\nname: jetson-customize-usb\ndescription: Enable\u002Fdisable Jetson USB2\u002FUSB3 SS ports via kernel-DT overlay. Do NOT use for UPHY lane allocation or ODMDATA edits.\nversion: 0.0.1\nlicense: \"Apache-2.0\"\nmetadata:\n  data-classification: public\n  author: \"Jetson Team\"\n  tags:\n    - bsp\n    - phase-2\n    - io\n    - usb\n  domain: meta\n---\n\n# Customize USB (per-port enable \u002F disable \u002F role)\n\n## Purpose\n\nEnable, disable, or change the role of USB2 \u002F USB3 SS ports on a\nJetson Thor (Tegra264) or Orin (Tegra234) custom carrier. Captures\nper-port wiring (role, max speed, VBUS-EN \u002F OC GPIOs, CC1\u002FCC2 GPIOs\nfor Type-C, USB3 SS UPHY lane), resolves the SS to USB2 companion\ngraph from the in-tree DTB, then renders a self-contained kernel-DT\noverlay that flips every port action in three places in lockstep\n(lane status, port status, host xHCI `phys` + `phy-names`).\n\nUPHY lane allocation belongs to `jetson-customize-uphy`. No ODMDATA\nedit. Output is one commit to the composite custom overlay `.dts` in\nthe `bsp_sources\u002F` hardware repo.\n\n## Prerequisites\n\n- Active profile with `reference_devkit:` + `custom_carrier:` blocks.\n- `\u003Csource.root_path>\u002FLinux_for_Tegra\u002F.git` exists\n  (`\u002Fjetson-init-source`).\n- `\u002Fjetson-derive-carrier` has run — carrier flash-conf fork in the\n  overlay tracker.\n- `\u002Fjetson-customize-uphy` has run when any enabled USB3 SS port\n  needs a non-stock UPHY lane allocation. Its JSON sidecar at\n  `\u003Cworkspace>\u002Ftarget-platform\u002F\u003Cprofile-stem>.jetson-customize-uphy.json`\n  is consulted for SS lane allocation.\n- Source-of-truth docs: Adaptation Guide §\"Port the Universal Serial\n  Bus\", Module Design Guide §USB, SoC TRM (xusb block).\n- **When `custom_carrier:` is present, both\n  `documents.custom_carrier_schematic` AND\n  `documents.custom_carrier_pinmux_xls` are REQUIRED.** Refuse the run\n  if either is missing — per-port routing (VBUS-EN \u002F OC \u002F CC GPIOs, SS\n  lane wiring, hub fan-out) on a custom carrier cannot be guessed.\n  Reference-devkit-only profiles skip this check.\n- `dtc`, `fdtoverlay` on PATH.\n\n## Overview\n\nUSB on Tegra spans three IP surfaces: the `xusb_padctl` block (USB2\nOTG + USB3 SS PHYs), the `tegra-xusb` xHCI host controller, and an\noptional `tegra-xudc` device controller attached to the single\nOTG-capable USB2 port (`usb2-0`).\n\n**A per-port flip MUST touch three kernel-DT places in lockstep.**\nAnything less crashes the host xHCI probe and leaves `lsusb` empty\non every port (collateral damage to stock-okay ports):\n\n| # | Place | Path | What it controls |\n|---|---|---|---|\n| 1 | **Lane (PHY provider)** | `xusb_padctl\u002Fpads\u002Fusb\u003C2\\|3>\u002Flanes\u002Fusb\u003C2\\|3>-N` | SS \u002F OTG PHY hardware-binding. `status=\"disabled\"` then lane stops providing a PHY. |\n| 2 | **Port (controller-binding)** | `xusb_padctl\u002Fports\u002Fusb\u003C2\\|3>-N` | Per-port mode (host\u002Fdevice\u002Fotg), companion link, VBUS \u002F OC \u002F CC pin refs. `status=\"disabled\"` then port removed from user-facing topology. |\n| 3 | **Host xHCI phys-list** | `bus@0\u002Fusb@\u003Caddr>.phys` + `.phy-names` | Array of phandles + names the xHCI driver iterates. A ref to a disabled PHY returns `-ENODEV` and aborts the whole host probe. |\n\nNVIDIA's stock-disabled `usb3-3` in the Thor base DTB is the canonical\npattern — all three places flipped in lockstep.\n\n**Two extra rules ride on top of the three-place pattern:**\n\n- **Rule A — lane + port pairing.** Lane (place 1) and matching port\n  (place 2) MUST flip together.\n- **Rule B — companion cascade.**\n  `xusb_padctl\u002Fports\u002Fusb3-N.nvidia,usb2-companion` references a USB2\n  port phandle. Disabling that USB2 without cascading to its SS\n  companion then `tegra-xusb: failed to enable PHYs: -19`.\n\n**Agentic, not table-driven** — every port, controller, lane,\ncompanion link, phandle, and `__symbols__` lookup is resolved at\nruntime from docs + DTB + carrier pinmap + schematic.\n\n## When to invoke\n\n- The user says \"enable USB\", \"disable USB hub\", \"configure USB3 SS\",\n  \"set USB role\", \"wire VBUS-EN\", \"tegra-xusb \u002F xudc \u002F dr_mode\", or\n  asks to bring up \u002F take down a USB controller on a custom carrier.\n- A USB receptacle on the carrier doesn't enumerate after flash, OR\n  collateral USB damage (`lsusb` empty after a previous\n  jetson-customize-usb attempt) needs to be fixed.\n- `jetson-customize-uphy` re-allocated UPHY lanes affecting USB3 SS\n  ports and per-port DT now needs to follow.\n\n## Procedure (summary)\n\nThe full step-by-step procedure lives in `references\u002Fprocedure.md`.\n\n1. **Step 1** — resolve active target + open source-of-truth docs.\n2. **Step 2** — build the USB topology + companion graph from the\n   in-tree DTB.\n3. **Step 3** — `AskUserQuestion` for port(s) to enable \u002F disable;\n   surface companion cascade + on-carrier hub fan-out explicitly.\n4. **Step 4** — per-port verify (module + carrier + UPHY lane) and\n   capture wiring (VBUS-EN \u002F OC \u002F CC GPIOs via `pin_verifier.py`).\n5. **Step 5** — render the kernel-DT overlay using the three-place\n   pattern, append fragments (`usb:padctl`, `usb:xhci`, optional\n   `usb:xudc`) to the composite custom overlay `.dts`, run\n   `fdtoverlay` + the three post-merge invariants, commit to\n   `bsp_sources\u002F`.\n6. **Step 6** — write run-state JSON sidecar (shape in\n   `references\u002Frun-state-sidecar.md`), emit headline, then drive the\n   downstream next-step chain via sequential `AskUserQuestion` prompts\n   per `references\u002Fprocedure.md` Step 6. Never substitute a printed\n   \"Next step: …\" line for the prompts.\n\nSee `references\u002Fgotchas.md` for the load-bearing failure modes.\n\n## Limitations\n\n- Owns kernel-DT overlay only. ODMDATA does not expose a per-port\n  USB `status` knob; do not edit it.\n- Does NOT allocate UPHY lanes — `jetson-customize-uphy` owns that.\n  Refuse to commit an SS-enable until uphy run-state shows the lane\n  allocated.\n- Does NOT directly patch the pinmux DTSI — routes SFIO mismatches\n  to `\u002Fjetson-customize-pinmux set-pin`.\n- Does NOT compile the `.dtbo` or register `OVERLAY_DTB_FILE+=` —\n  `\u002Fjetson-build-source` owns build + flash-conf registration.\n- Tegra platform invariant: only `usb2-0` is OTG-capable; `xudc`\n  attaches there only. All other USB2 ports and all USB3 SS ports\n  are host-only.\n\n## Troubleshooting\n\n- **Empty `lsusb` on every port, USB-eth at 192.168.55.1 still up:**\n  host xHCI bailed; three-place lockstep was broken. Inspect merged\n  DTB; verify post-merge invariants in `references\u002Fprocedure.md`\n  Step 5d.\n- **`tegra-xusb: failed to enable PHYs: -19`:** companion cascade\n  (Rule B) violated — a USB2 was disabled without its SS companion.\n- **`no port found` or `Requested PHY is disabled`:** Rule A\n  violated — lane status and port status are mismatched.\n- **`FDT_ERR_NOTFOUND` from `fdtoverlay`:** a fragment used\n  `target = \u003C&label>` for a node whose label is not in\n  `__symbols__` (typical for host xHCI \u002F `tegra-xudc`). Switch to\n  `target-path = \"\u002Fbus@0\u002Fusb@\u003Caddr>\"`.\n- **dtc warning `phys_property: cell 0 is not a phandle reference`:**\n  benign; expected when using raw integer phandles in the host phys\n  override.\n- **Port boots but VBUS never asserts:** `vbus-supply` references a\n  regulator parent node that does not exist. Ensure the fixed\n  regulator node is present before referencing it.\n- **xHCI binds the wrong port at boot:** host `phys` element order\n  was not preserved. Only elide disabled entries; never reorder\n  kept ones.\n\n## References\n\n- `references\u002Fprocedure.md` — full step-by-step procedure.\n- `references\u002Fgotchas.md` — load-bearing failure modes.\n- `references\u002Frun-state-sidecar.md` — run-state JSON shape.\n- `references\u002Fusb-architecture.md` — Tegra USB IP architecture\n  notes (`xusb_padctl`, `tegra-xusb`, `xudc`).\n- `references\u002Fusb-dt-bindings.md` — USB DT binding cheatsheet\n  (lane \u002F port \u002F phys-list shapes).\n- `..\u002F..\u002Fscripts\u002Fpin_verifier.py` — shared HSIO pin verifier.\n- `..\u002F..\u002Freferences\u002Fplatform_template.yaml` — `documents:` block\n  consumed by Step 1.\n- `..\u002F..\u002Fcontext\u002Fbsp-customization-workflow.md` — overlay edit\n  protocol.\n- `..\u002F..\u002Freferences\u002Fbsp-customization-kernel-dtb.md` — composite\n  overlay append protocol.\n- `..\u002Fjetson-customize-uphy\u002FSKILL.md` — sibling skill that owns\n  UPHY lane allocation.\n- `..\u002Fjetson-customize-pinmux\u002FSKILL.md` — sibling skill for\n  VBUS-EN \u002F OC \u002F CC SFIO fixes.\n- `..\u002Fjetson-derive-carrier\u002FSKILL.md` — must run first.\n- `..\u002Fjetson-init-source\u002FSKILL.md` — produces the overlay tracker\n  + `bsp_sources` repo.\n","# Customize USB (per-port enable \u002F disable \u002F role)\n\n## Purpose\n\nEnable, disable, or change the role of USB2 \u002F USB3 SS ports on a\nJetson Thor (Tegra264) or Orin (Tegra234) custom carrier. Captures\nper-port wiring (role, max speed, VBUS-EN \u002F OC GPIOs, CC1\u002FCC2 GPIOs\nfor Type-C, USB3 SS UPHY lane), resolves the SS to USB2 companion\ngraph from the in-tree DTB, then renders a self-contained kernel-DT\noverlay that flips every port action in three places in lockstep\n(lane status, port status, host xHCI `phys` + `phy-names`).\n\nUPHY lane allocation belongs to `jetson-customize-uphy`. No ODMDATA\nedit. Output is one commit to the composite custom overlay `.dts` in\nthe `bsp_sources\u002F` hardware repo.\n\n## Prerequisites\n\n- Active profile with `reference_devkit:` + `custom_carrier:` blocks.\n- `\u003Csource.root_path>\u002FLinux_for_Tegra\u002F.git` exists\n  (`\u002Fjetson-init-source`).\n- `\u002Fjetson-derive-carrier` has run — carrier flash-conf fork in the\n  overlay tracker.\n- `\u002Fjetson-customize-uphy` has run when any enabled USB3 SS port\n  needs a non-stock UPHY lane allocation. Its JSON sidecar at\n  `\u003Cworkspace>\u002Ftarget-platform\u002F\u003Cprofile-stem>.jetson-customize-uphy.json`\n  is consulted for SS lane allocation.\n- Source-of-truth docs: Adaptation Guide §\"Port the Universal Serial\n  Bus\", Module Design Guide §USB, SoC TRM (xusb block).\n- **When `custom_carrier:` is present, both\n  `documents.custom_carrier_schematic` AND\n  `documents.custom_carrier_pinmux_xls` are REQUIRED.** Refuse the run\n  if either is missing — per-port routing (VBUS-EN \u002F OC \u002F CC GPIOs, SS\n  lane wiring, hub fan-out) on a custom carrier cannot be guessed.\n  Reference-devkit-only profiles skip this check.\n- `dtc`, `fdtoverlay` on PATH.\n\n## Overview\n\nUSB on Tegra spans three IP surfaces: the `xusb_padctl` block (USB2\nOTG + USB3 SS PHYs), the `tegra-xusb` xHCI host controller, and an\noptional `tegra-xudc` device controller attached to the single\nOTG-capable USB2 port (`usb2-0`).\n\n**A per-port flip MUST touch three kernel-DT places in lockstep.**\nAnything less crashes the host xHCI probe and leaves `lsusb` empty\non every port (collateral damage to stock-okay ports):\n\n| # | Place | Path | What it controls |\n|---|---|---|---|\n| 1 | **Lane (PHY provider)** | `xusb_padctl\u002Fpads\u002Fusb\u003C2\\|3>\u002Flanes\u002Fusb\u003C2\\|3>-N` | SS \u002F OTG PHY hardware-binding. `status=\"disabled\"` then lane stops providing a PHY. |\n| 2 | **Port (controller-binding)** | `xusb_padctl\u002Fports\u002Fusb\u003C2\\|3>-N` | Per-port mode (host\u002Fdevice\u002Fotg), companion link, VBUS \u002F OC \u002F CC pin refs. `status=\"disabled\"` then port removed from user-facing topology. |\n| 3 | **Host xHCI phys-list** | `bus@0\u002Fusb@\u003Caddr>.phys` + `.phy-names` | Array of phandles + names the xHCI driver iterates. A ref to a disabled PHY returns `-ENODEV` and aborts the whole host probe. |\n\nNVIDIA's stock-disabled `usb3-3` in the Thor base DTB is the canonical\npattern — all three places flipped in lockstep.\n\n**Two extra rules ride on top of the three-place pattern:**\n\n- **Rule A — lane + port pairing.** Lane (place 1) and matching port\n  (place 2) MUST flip together.\n- **Rule B — companion cascade.**\n  `xusb_padctl\u002Fports\u002Fusb3-N.nvidia,usb2-companion` references a USB2\n  port phandle. Disabling that USB2 without cascading to its SS\n  companion then `tegra-xusb: failed to enable PHYs: -19`.\n\n**Agentic, not table-driven** — every port, controller, lane,\ncompanion link, phandle, and `__symbols__` lookup is resolved at\nruntime from docs + DTB + carrier pinmap + schematic.\n\n## When to invoke\n\n- The user says \"enable USB\", \"disable USB hub\", \"configure USB3 SS\",\n  \"set USB role\", \"wire VBUS-EN\", \"tegra-xusb \u002F xudc \u002F dr_mode\", or\n  asks to bring up \u002F take down a USB controller on a custom carrier.\n- A USB receptacle on the carrier doesn't enumerate after flash, OR\n  collateral USB damage (`lsusb` empty after a previous\n  jetson-customize-usb attempt) needs to be fixed.\n- `jetson-customize-uphy` re-allocated UPHY lanes affecting USB3 SS\n  ports and per-port DT now needs to follow.\n\n## Procedure (summary)\n\nThe full step-by-step procedure lives in `references\u002Fprocedure.md`.\n\n1. **Step 1** — resolve active target + open source-of-truth docs.\n2. **Step 2** — build the USB topology + companion graph from the\n   in-tree DTB.\n3. **Step 3** — `AskUserQuestion` for port(s) to enable \u002F disable;\n   surface companion cascade + on-carrier hub fan-out explicitly.\n4. **Step 4** — per-port verify (module + carrier + UPHY lane) and\n   capture wiring (VBUS-EN \u002F OC \u002F CC GPIOs via `pin_verifier.py`).\n5. **Step 5** — render the kernel-DT overlay using the three-place\n   pattern, append fragments (`usb:padctl`, `usb:xhci`, optional\n   `usb:xudc`) to the composite custom overlay `.dts`, run\n   `fdtoverlay` + the three post-merge invariants, commit to\n   `bsp_sources\u002F`.\n6. **Step 6** — write run-state JSON sidecar (shape in\n   `references\u002Frun-state-sidecar.md`), emit headline, then drive the\n   downstream next-step chain via sequential `AskUserQuestion` prompts\n   per `references\u002Fprocedure.md` Step 6. Never substitute a printed\n   \"Next step: …\" line for the prompts.\n\nSee `references\u002Fgotchas.md` for the load-bearing failure modes.\n\n## Limitations\n\n- Owns kernel-DT overlay only. ODMDATA does not expose a per-port\n  USB `status` knob; do not edit it.\n- Does NOT allocate UPHY lanes — `jetson-customize-uphy` owns that.\n  Refuse to commit an SS-enable until uphy run-state shows the lane\n  allocated.\n- Does NOT directly patch the pinmux DTSI — routes SFIO mismatches\n  to `\u002Fjetson-customize-pinmux set-pin`.\n- Does NOT compile the `.dtbo` or register `OVERLAY_DTB_FILE+=` —\n  `\u002Fjetson-build-source` owns build + flash-conf registration.\n- Tegra platform invariant: only `usb2-0` is OTG-capable; `xudc`\n  attaches there only. All other USB2 ports and all USB3 SS ports\n  are host-only.\n\n## Troubleshooting\n\n- **Empty `lsusb` on every port, USB-eth at 192.168.55.1 still up:**\n  host xHCI bailed; three-place lockstep was broken. Inspect merged\n  DTB; verify post-merge invariants in `references\u002Fprocedure.md`\n  Step 5d.\n- **`tegra-xusb: failed to enable PHYs: -19`:** companion cascade\n  (Rule B) violated — a USB2 was disabled without its SS companion.\n- **`no port found` or `Requested PHY is disabled`:** Rule A\n  violated — lane status and port status are mismatched.\n- **`FDT_ERR_NOTFOUND` from `fdtoverlay`:** a fragment used\n  `target = \u003C&label>` for a node whose label is not in\n  `__symbols__` (typical for host xHCI \u002F `tegra-xudc`). Switch to\n  `target-path = \"\u002Fbus@0\u002Fusb@\u003Caddr>\"`.\n- **dtc warning `phys_property: cell 0 is not a phandle reference`:**\n  benign; expected when using raw integer phandles in the host phys\n  override.\n- **Port boots but VBUS never asserts:** `vbus-supply` references a\n  regulator parent node that does not exist. Ensure the fixed\n  regulator node is present before referencing it.\n- **xHCI binds the wrong port at boot:** host `phys` element order\n  was not preserved. Only elide disabled entries; never reorder\n  kept ones.\n\n## References\n\n- `references\u002Fprocedure.md` — full step-by-step procedure.\n- `references\u002Fgotchas.md` — load-bearing failure modes.\n- `references\u002Frun-state-sidecar.md` — run-state JSON shape.\n- `references\u002Fusb-architecture.md` — Tegra USB IP architecture\n  notes (`xusb_padctl`, `tegra-xusb`, `xudc`).\n- `references\u002Fusb-dt-bindings.md` — USB DT binding cheatsheet\n  (lane \u002F port \u002F phys-list shapes).\n- `..\u002F..\u002Fscripts\u002Fpin_verifier.py` — shared HSIO pin verifier.\n- `..\u002F..\u002Freferences\u002Fplatform_template.yaml` — `documents:` block\n  consumed by Step 1.\n- `..\u002F..\u002Fcontext\u002Fbsp-customization-workflow.md` — overlay edit\n  protocol.\n- `..\u002F..\u002Freferences\u002Fbsp-customization-kernel-dtb.md` — composite\n  overlay append protocol.\n- `..\u002Fjetson-customize-uphy\u002FSKILL.md` — sibling skill that owns\n  UPHY lane allocation.\n- `..\u002Fjetson-customize-pinmux\u002FSKILL.md` — sibling skill for\n  VBUS-EN \u002F OC \u002F CC SFIO fixes.\n- `..\u002Fjetson-derive-carrier\u002FSKILL.md` — must run first.\n- `..\u002Fjetson-init-source\u002FSKILL.md` — produces the overlay tracker\n  + `bsp_sources` repo.\n",{"name":5,"license":15,"version":24,"metadata":25,"description":7},"0.0.1",{"tags":26,"author":31,"domain":32,"data-classification":33},[27,28,29,30],"bsp","phase-2","io","usb","Jetson Team","meta","public","main","86cc27ffd16af6cb85948f1155578e6f3f61cc4c","skillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn","https:\u002F\u002Fgithub.com\u002FSolizardking","https:\u002F\u002Fmusebook.trade","Got a mile high and never came down","2026-10-08 11:52:53",{"source":8,"skillName":5,"commands":43,"prompt":53,"zipAvailable":54},[44,47,50],{"tool":45,"command":46},"npx","npx skills add Solizardking\u002Ftrain2earn --skill jetson-customize-usb",{"tool":48,"command":49},"bunx","bunx skills add Solizardking\u002Ftrain2earn --skill jetson-customize-usb",{"tool":51,"command":52},"pnpm","pnpm dlx skills add Solizardking\u002Ftrain2earn --skill jetson-customize-usb","安装技能，技能地址：https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002FSKILL.md",true,[56,62,66,70,74,78,82,86,90,94],{"path":57,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":60,"sourceHtmlUrl":61},"BENCHMARK.md","REFERENCE","参考文档",3827,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002FBENCHMARK.md",{"path":63,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":64,"sourceHtmlUrl":65},"metadata.json",327,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Fmetadata.json",{"path":67,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":68,"sourceHtmlUrl":69},"references\u002Fgotchas.md",2201,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002Fgotchas.md",{"path":71,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":72,"sourceHtmlUrl":73},"references\u002Fprocedure.md",15382,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002Fprocedure.md",{"path":75,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":76,"sourceHtmlUrl":77},"references\u002FREADME.md",664,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002FREADME.md",{"path":79,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":80,"sourceHtmlUrl":81},"references\u002Frun-state-sidecar.md",1305,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002Frun-state-sidecar.md",{"path":83,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":84,"sourceHtmlUrl":85},"references\u002Fusb-architecture.md",3584,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002Fusb-architecture.md",{"path":87,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":88,"sourceHtmlUrl":89},"references\u002Fusb-dt-bindings.md",1823,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Freferences\u002Fusb-dt-bindings.md",{"path":91,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":92,"sourceHtmlUrl":93},"skill-card.md",3734,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Fskill-card.md",{"path":95,"resourceType":58,"resourceTypeDesc":59,"sizeBytes":96,"sourceHtmlUrl":97},"verification.json",2321,"https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fpublic\u002Fapi\u002Fskills\u002Fnvidia\u002Fjetson-customize-usb\u002Fverification.json",[99,107,115,123,130,138],{"skillNo":100,"name":101,"nameZh":6,"description":102,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":103,"licenseFileUrl":6,"sourceHtmlUrl":104,"categories":105,"keywords":106,"publishedAt":19},"01M78B94RSCAKMH1QS79VE6DG9","testing","For testing with Light Protocol programs and clients on localnet, devnet, and mainnet validation.","MIT","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Ftesting\u002FSKILL.md",[],[],{"skillNo":108,"name":109,"nameZh":6,"description":110,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":103,"licenseFileUrl":111,"sourceHtmlUrl":112,"categories":113,"keywords":114,"publishedAt":19},"01M78B81BKY8RX12HETPG8YKWK","qedgen","Formally verify programs by writing Lean 4 proofs. Trigger this skill whenever the user wants to formally verify code, generate Lean 4 proofs, prove properties about algorithms or smart contracts, verify invariants, convert program logic into formal specifications, or anything involving Lean 4 and formal verification. Also trigger when the user mentions \"qedgen\", \"lean proof\", \"formal proof\", \"verify my code\", \"prove correctness\", \"formal verification\", or wants mathematical guarantees about their implementation.","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fsolana-formal-verification\u002FLICENSE","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fsolana-formal-verification\u002FSKILL.md",[],[],{"skillNo":116,"name":117,"nameZh":6,"description":118,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":103,"licenseFileUrl":119,"sourceHtmlUrl":120,"categories":121,"keywords":122,"publishedAt":19},"01M78B7Q7C5K54E01DN83A60KG","solana-dev","Use when user asks to \"build a Solana dapp\", \"write an Anchor program\", \"create a token\", \"debug Solana errors\", \"set up wallet connection\", \"test my Solana program\", \"deploy to devnet\", or \"explain Solana concepts\" (rent, accounts, PDAs, CPIs, etc.). Also use for quick on-chain lookups via public RPC + curl — \"what's the balance of \u003Cwallet>\", \"look up transaction \u003Csig>\", \"token balance for \u003Caccount>\", \"check this address on mainnet\u002Fdevnet\". End-to-end Solana development playbook covering wallet connection, Anchor\u002FPinocchio programs, Codama client generation, LiteSVM\u002FMollusk\u002FSurfpool testing, security checklists, and JSON-RPC curl lookups against public clusters. Integrates with the Solana MCP server for live documentation search. Prefers framework-kit (@solana\u002Fclient + @solana\u002Freact-hooks) for UI, wallet-standard-first connection (incl. ConnectorKit), @solana\u002Fkit for client\u002FRPC code, and @solana\u002Fweb3-compat for legacy boundaries.","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fsolana-dev\u002FLICENSE","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fsolana-dev\u002FSKILL.md",[],[],{"skillNo":124,"name":125,"nameZh":6,"description":126,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":103,"licenseFileUrl":6,"sourceHtmlUrl":127,"categories":128,"keywords":129,"publishedAt":19},"01M78B7HXD6N6GWKSVRQ8F6Q31","solana-common-errors","Diagnose and fix common Solana development errors — GLIBC mismatches, Anchor version conflicts, cargo build-sbf \u002F platform-tools failures, LiteSVM issues, edition2024 crate pins, RPC airdrops, and Anchor 0.29→0.32 migrations. Use when builds fail, Anchor CLI won't install, or CI breaks on Debian\u002FUbuntu.","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fsolana-common-errors\u002FSKILL.md",[],[],{"skillNo":131,"name":132,"nameZh":6,"description":133,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":134,"sourceHtmlUrl":135,"categories":136,"keywords":137,"publishedAt":19},"01M78B6T7YSYWQ0N4DP40QDXEZ","skill-creator","Create or update AgentSkills. Use when designing, structuring, or packaging skills with scripts, references, and assets.","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fskill-creator\u002Flicense.txt","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fskill-creator\u002FSKILL.md",[],[],{"skillNo":139,"name":140,"nameZh":6,"description":141,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":103,"licenseFileUrl":6,"sourceHtmlUrl":142,"categories":143,"keywords":144,"publishedAt":19},"01M78B1VFT9X5AND7AE1HZPZGF","phantom-wallet-mcp","Execute wallet operations through the Phantom MCP server. Use when the user wants to interact with their Phantom wallet directly — get addresses, transfer SOL or SPL tokens, buy\u002Fswap tokens, sign transactions, and sign messages across Solana, Ethereum, Bitcoin, and Sui. Requires the @phantom\u002Fmcp-server to be configured as an MCP server.","https:\u002F\u002Fgithub.com\u002FSolizardking\u002Ftrain2earn\u002Fblob\u002Fmain\u002Fskillhub\u002Fskills\u002Fphantom-wallet-mcp\u002FSKILL.md",[],[]]