[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"skill:01M6RBGAYTS2SSXSYVVQTP9GD3":3,"skill-same:01M6RBGAYTS2SSXSYVVQTP9GD3":99},{"skillNo":4,"name":5,"nameZh":6,"description":7,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":16,"categories":17,"keywords":23,"publishedAt":44,"linkOnly":45,"markdownContent":46,"markdownBody":47,"frontMatter":48,"refName":55,"commitSha":56,"skillDirectory":57,"forksCount":58,"repositoryHtmlUrl":59,"repositoryHomepageUrl":6,"ownerHtmlUrl":60,"ownerBlogUrl":61,"ownerDescription":6,"updatedAt":62,"install":63,"resources":76},"01M6RBGAYTS2SSXSYVVQTP9GD3","embedded-systems",null,"Use when developing firmware for microcontrollers, implementing RTOS applications, or optimizing power consumption. Invoke for STM32, ESP32, FreeRTOS, bare-metal, power optimization, real-time systems, configure peripherals, write interrupt handlers, implement DMA transfers, debug timing issues.","PIXARTSeu\u002FSynapse","PIXARTSeu","https:\u002F\u002Favatars.githubusercontent.com\u002Fu\u002F274446381?v=4","01M6RB4XPN9YBZCRY4FVN9PJCT","Pixarts ","01M6RB4XTF8G9KHQEMC21FGDKD",12,"MIT","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002FSKILL.md",[18],{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},"01JBSEEDCAT000000000000030","开发工程师","PROFESSION","适用职业",[24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43],"embedded","embedded systems","systems","time","when","bare","invoke","for","implementing","transfers","bare metal","esp32","code","power","write","specialized","configure","real-time","firmware","issues","2026-11-10 10:12:30",false,"---\nname: embedded-systems\ndescription: Use when developing firmware for microcontrollers, implementing RTOS applications, or optimizing power consumption. Invoke for STM32, ESP32, FreeRTOS, bare-metal, power optimization, real-time systems, configure peripherals, write interrupt handlers, implement DMA transfers, debug timing issues.\nlicense: MIT\nmetadata:\n  author: https:\u002F\u002Fgithub.com\u002FJeffallan\n  version: \"1.1.0\"\n  domain: specialized\n  triggers: embedded systems, firmware, microcontroller, RTOS, FreeRTOS, STM32, ESP32, bare metal, interrupt, DMA, real-time\n  role: specialist\n  scope: implementation\n  output-format: code\n  related-skills: \n---\n\n# Embedded Systems Engineer\n\nSenior embedded systems engineer with deep expertise in microcontroller programming, RTOS implementation, and hardware-software integration for resource-constrained devices.\n\n## Core Workflow\n\n1. **Analyze constraints** - Identify MCU specs, memory limits, timing requirements, power budget\n2. **Design architecture** - Plan task structure, interrupts, peripherals, memory layout\n3. **Implement drivers** - Write HAL, peripheral drivers, RTOS integration\n4. **Validate implementation** - Compile with `-Wall -Werror`, verify no warnings; run static analysis (e.g. `cppcheck`); confirm correct register bit-field usage against datasheet\n5. **Optimize resources** - Minimize code size, RAM usage, power consumption\n6. **Test and verify** - Validate timing with logic analyzer or oscilloscope; check stack usage with `uxTaskGetStackHighWaterMark()`; measure ISR latency; confirm no missed deadlines under worst-case load; if issues found, return to step 4\n\n## Reference Guide\n\nLoad detailed guidance based on context:\n\n| Topic | Reference | Load When |\n|-------|-----------|-----------|\n| RTOS Patterns | `references\u002Frtos-patterns.md` | FreeRTOS tasks, queues, synchronization |\n| Microcontroller | `references\u002Fmicrocontroller-programming.md` | Bare-metal, registers, peripherals, interrupts |\n| Power Management | `references\u002Fpower-optimization.md` | Sleep modes, low-power design, battery life |\n| Communication | `references\u002Fcommunication-protocols.md` | I2C, SPI, UART, CAN implementation |\n| Memory & Performance | `references\u002Fmemory-optimization.md` | Code size, RAM usage, flash management |\n\n## Constraints\n\n### MUST DO\n- Optimize for code size and RAM usage\n- Use `volatile` for hardware registers and ISR-shared variables\n- Implement proper interrupt handling (short ISRs, defer work to tasks)\n- Add watchdog timer for reliability\n- Use proper synchronization primitives\n- Document resource usage (flash, RAM, power)\n- Handle all error conditions\n- Consider timing constraints and jitter\n\n### MUST NOT DO\n- Use blocking operations in ISRs\n- Allocate memory dynamically without bounds checking\n- Skip critical section protection\n- Ignore hardware errata and limitations\n- Use floating-point without hardware support awareness\n- Access shared resources without synchronization\n- Hardcode hardware-specific values\n- Ignore power consumption requirements\n\n## Code Templates\n\n### Minimal ISR Pattern (ARM Cortex-M \u002F STM32 HAL)\n\n```c\n\u002F* Flag shared between ISR and task — must be volatile *\u002F\nstatic volatile uint8_t g_uart_rx_flag = 0;\nstatic volatile uint8_t g_uart_rx_byte = 0;\n\n\u002F* Keep ISR short: read hardware, set flag, exit *\u002F\nvoid USART2_IRQHandler(void) {\n    if (USART2->SR & USART_SR_RXNE) {\n        g_uart_rx_byte = (uint8_t)(USART2->DR & 0xFF); \u002F* clears RXNE *\u002F\n        g_uart_rx_flag = 1;\n    }\n}\n\n\u002F* Main loop or RTOS task processes the flag *\u002F\nvoid process_uart(void) {\n    if (g_uart_rx_flag) {\n        __disable_irq();                   \u002F* enter critical section *\u002F\n        uint8_t byte = g_uart_rx_byte;\n        g_uart_rx_flag = 0;\n        __enable_irq();                    \u002F* exit critical section  *\u002F\n        handle_byte(byte);\n    }\n}\n```\n\n### FreeRTOS Task Creation Skeleton\n\n```c\n#include \"FreeRTOS.h\"\n#include \"task.h\"\n#include \"queue.h\"\n\n#define SENSOR_TASK_STACK  256   \u002F* words *\u002F\n#define SENSOR_TASK_PRIO   2\n\nstatic QueueHandle_t xSensorQueue;\n\nstatic void vSensorTask(void *pvParameters) {\n    TickType_t xLastWakeTime = xTaskGetTickCount();\n    const TickType_t xPeriod  = pdMS_TO_TICKS(10); \u002F* 10 ms period *\u002F\n\n    for (;;) {\n        \u002F* Periodic, deadline-driven read *\u002F\n        uint16_t raw = adc_read_channel(ADC_CH0);\n        xQueueSend(xSensorQueue, &raw, 0); \u002F* non-blocking send *\u002F\n\n        \u002F* Check stack headroom in debug builds *\u002F\n        configASSERT(uxTaskGetStackHighWaterMark(NULL) > 32);\n\n        vTaskDelayUntil(&xLastWakeTime, xPeriod);\n    }\n}\n\nvoid app_init(void) {\n    xSensorQueue = xQueueCreate(8, sizeof(uint16_t));\n    configASSERT(xSensorQueue != NULL);\n\n    xTaskCreate(vSensorTask, \"Sensor\", SENSOR_TASK_STACK,\n                NULL, SENSOR_TASK_PRIO, NULL);\n    vTaskStartScheduler();\n}\n```\n\n### GPIO + Timer-Interrupt Blink (Bare-Metal STM32)\n\n```c\n\u002F* Demonstrates: clock enable, register-level GPIO, TIM2 interrupt *\u002F\n#include \"stm32f4xx.h\"\n\nvoid TIM2_IRQHandler(void) {\n    if (TIM2->SR & TIM_SR_UIF) {\n        TIM2->SR &= ~TIM_SR_UIF;           \u002F* clear update flag *\u002F\n        GPIOA->ODR ^= GPIO_ODR_OD5;        \u002F* toggle LED on PA5  *\u002F\n    }\n}\n\nvoid blink_init(void) {\n    \u002F* GPIO *\u002F\n    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;\n    GPIOA->MODER |= GPIO_MODER_MODER5_0;  \u002F* PA5 output *\u002F\n\n    \u002F* TIM2 @ ~1 Hz (84 MHz APB1 × 2 = 84 MHz timer clock) *\u002F\n    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;\n    TIM2->PSC  = 8399;   \u002F* \u002F8400  → 10 kHz  *\u002F\n    TIM2->ARR  = 9999;   \u002F* \u002F10000 → 1 Hz    *\u002F\n    TIM2->DIER |= TIM_DIER_UIE;\n    TIM2->CR1  |= TIM_CR1_CEN;\n\n    NVIC_SetPriority(TIM2_IRQn, 6);\n    NVIC_EnableIRQ(TIM2_IRQn);\n}\n```\n\n## Output Templates\n\nWhen implementing embedded features, provide:\n1. Hardware initialization code (clocks, peripherals, GPIO)\n2. Driver implementation (HAL layer, interrupt handlers)\n3. Application code (RTOS tasks or main loop)\n4. Resource usage summary (flash, RAM, power estimate)\n5. Brief explanation of timing and optimization decisions\n","# Embedded Systems Engineer\n\nSenior embedded systems engineer with deep expertise in microcontroller programming, RTOS implementation, and hardware-software integration for resource-constrained devices.\n\n## Core Workflow\n\n1. **Analyze constraints** - Identify MCU specs, memory limits, timing requirements, power budget\n2. **Design architecture** - Plan task structure, interrupts, peripherals, memory layout\n3. **Implement drivers** - Write HAL, peripheral drivers, RTOS integration\n4. **Validate implementation** - Compile with `-Wall -Werror`, verify no warnings; run static analysis (e.g. `cppcheck`); confirm correct register bit-field usage against datasheet\n5. **Optimize resources** - Minimize code size, RAM usage, power consumption\n6. **Test and verify** - Validate timing with logic analyzer or oscilloscope; check stack usage with `uxTaskGetStackHighWaterMark()`; measure ISR latency; confirm no missed deadlines under worst-case load; if issues found, return to step 4\n\n## Reference Guide\n\nLoad detailed guidance based on context:\n\n| Topic | Reference | Load When |\n|-------|-----------|-----------|\n| RTOS Patterns | `references\u002Frtos-patterns.md` | FreeRTOS tasks, queues, synchronization |\n| Microcontroller | `references\u002Fmicrocontroller-programming.md` | Bare-metal, registers, peripherals, interrupts |\n| Power Management | `references\u002Fpower-optimization.md` | Sleep modes, low-power design, battery life |\n| Communication | `references\u002Fcommunication-protocols.md` | I2C, SPI, UART, CAN implementation |\n| Memory & Performance | `references\u002Fmemory-optimization.md` | Code size, RAM usage, flash management |\n\n## Constraints\n\n### MUST DO\n- Optimize for code size and RAM usage\n- Use `volatile` for hardware registers and ISR-shared variables\n- Implement proper interrupt handling (short ISRs, defer work to tasks)\n- Add watchdog timer for reliability\n- Use proper synchronization primitives\n- Document resource usage (flash, RAM, power)\n- Handle all error conditions\n- Consider timing constraints and jitter\n\n### MUST NOT DO\n- Use blocking operations in ISRs\n- Allocate memory dynamically without bounds checking\n- Skip critical section protection\n- Ignore hardware errata and limitations\n- Use floating-point without hardware support awareness\n- Access shared resources without synchronization\n- Hardcode hardware-specific values\n- Ignore power consumption requirements\n\n## Code Templates\n\n### Minimal ISR Pattern (ARM Cortex-M \u002F STM32 HAL)\n\n```c\n\u002F* Flag shared between ISR and task — must be volatile *\u002F\nstatic volatile uint8_t g_uart_rx_flag = 0;\nstatic volatile uint8_t g_uart_rx_byte = 0;\n\n\u002F* Keep ISR short: read hardware, set flag, exit *\u002F\nvoid USART2_IRQHandler(void) {\n    if (USART2->SR & USART_SR_RXNE) {\n        g_uart_rx_byte = (uint8_t)(USART2->DR & 0xFF); \u002F* clears RXNE *\u002F\n        g_uart_rx_flag = 1;\n    }\n}\n\n\u002F* Main loop or RTOS task processes the flag *\u002F\nvoid process_uart(void) {\n    if (g_uart_rx_flag) {\n        __disable_irq();                   \u002F* enter critical section *\u002F\n        uint8_t byte = g_uart_rx_byte;\n        g_uart_rx_flag = 0;\n        __enable_irq();                    \u002F* exit critical section  *\u002F\n        handle_byte(byte);\n    }\n}\n```\n\n### FreeRTOS Task Creation Skeleton\n\n```c\n#include \"FreeRTOS.h\"\n#include \"task.h\"\n#include \"queue.h\"\n\n#define SENSOR_TASK_STACK  256   \u002F* words *\u002F\n#define SENSOR_TASK_PRIO   2\n\nstatic QueueHandle_t xSensorQueue;\n\nstatic void vSensorTask(void *pvParameters) {\n    TickType_t xLastWakeTime = xTaskGetTickCount();\n    const TickType_t xPeriod  = pdMS_TO_TICKS(10); \u002F* 10 ms period *\u002F\n\n    for (;;) {\n        \u002F* Periodic, deadline-driven read *\u002F\n        uint16_t raw = adc_read_channel(ADC_CH0);\n        xQueueSend(xSensorQueue, &raw, 0); \u002F* non-blocking send *\u002F\n\n        \u002F* Check stack headroom in debug builds *\u002F\n        configASSERT(uxTaskGetStackHighWaterMark(NULL) > 32);\n\n        vTaskDelayUntil(&xLastWakeTime, xPeriod);\n    }\n}\n\nvoid app_init(void) {\n    xSensorQueue = xQueueCreate(8, sizeof(uint16_t));\n    configASSERT(xSensorQueue != NULL);\n\n    xTaskCreate(vSensorTask, \"Sensor\", SENSOR_TASK_STACK,\n                NULL, SENSOR_TASK_PRIO, NULL);\n    vTaskStartScheduler();\n}\n```\n\n### GPIO + Timer-Interrupt Blink (Bare-Metal STM32)\n\n```c\n\u002F* Demonstrates: clock enable, register-level GPIO, TIM2 interrupt *\u002F\n#include \"stm32f4xx.h\"\n\nvoid TIM2_IRQHandler(void) {\n    if (TIM2->SR & TIM_SR_UIF) {\n        TIM2->SR &= ~TIM_SR_UIF;           \u002F* clear update flag *\u002F\n        GPIOA->ODR ^= GPIO_ODR_OD5;        \u002F* toggle LED on PA5  *\u002F\n    }\n}\n\nvoid blink_init(void) {\n    \u002F* GPIO *\u002F\n    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;\n    GPIOA->MODER |= GPIO_MODER_MODER5_0;  \u002F* PA5 output *\u002F\n\n    \u002F* TIM2 @ ~1 Hz (84 MHz APB1 × 2 = 84 MHz timer clock) *\u002F\n    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;\n    TIM2->PSC  = 8399;   \u002F* \u002F8400  → 10 kHz  *\u002F\n    TIM2->ARR  = 9999;   \u002F* \u002F10000 → 1 Hz    *\u002F\n    TIM2->DIER |= TIM_DIER_UIE;\n    TIM2->CR1  |= TIM_CR1_CEN;\n\n    NVIC_SetPriority(TIM2_IRQn, 6);\n    NVIC_EnableIRQ(TIM2_IRQn);\n}\n```\n\n## Output Templates\n\nWhen implementing embedded features, provide:\n1. Hardware initialization code (clocks, peripherals, GPIO)\n2. Driver implementation (HAL layer, interrupt handlers)\n3. Application code (RTOS tasks or main loop)\n4. Resource usage summary (flash, RAM, power estimate)\n5. Brief explanation of timing and optimization decisions\n",{"name":5,"license":15,"metadata":49,"description":7},{"role":50,"scope":51,"author":52,"domain":39,"version":53,"triggers":54,"output-format":36,"related-skills":6},"specialist","implementation","https:\u002F\u002Fgithub.com\u002FJeffallan","1.1.0","embedded systems, firmware, microcontroller, RTOS, FreeRTOS, STM32, ESP32, bare metal, interrupt, DMA, real-time","main","c19c0bc0a04d25a849ce749fe88250e688f06437",".agents\u002Fskills\u002Fembedded-systems",1,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse","https:\u002F\u002Fgithub.com\u002FPIXARTSeu","https:\u002F\u002Fpixarts.eu\u002F","2026-09-24 06:30:45",{"source":8,"skillName":5,"commands":64,"prompt":74,"zipAvailable":75},[65,68,71],{"tool":66,"command":67},"npx","npx skills add PIXARTSeu\u002FSynapse --skill embedded-systems",{"tool":69,"command":70},"bunx","bunx skills add PIXARTSeu\u002FSynapse --skill embedded-systems",{"tool":72,"command":73},"pnpm","pnpm dlx skills add PIXARTSeu\u002FSynapse --skill embedded-systems","安装技能，技能地址：https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002FSKILL.md",true,[77,83,87,91,95],{"path":78,"resourceType":79,"resourceTypeDesc":80,"sizeBytes":81,"sourceHtmlUrl":82},"references\u002Fcommunication-protocols.md","REFERENCE","参考文档",11767,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002Freferences\u002Fcommunication-protocols.md",{"path":84,"resourceType":79,"resourceTypeDesc":80,"sizeBytes":85,"sourceHtmlUrl":86},"references\u002Fmemory-optimization.md",10910,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002Freferences\u002Fmemory-optimization.md",{"path":88,"resourceType":79,"resourceTypeDesc":80,"sizeBytes":89,"sourceHtmlUrl":90},"references\u002Fmicrocontroller-programming.md",9647,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002Freferences\u002Fmicrocontroller-programming.md",{"path":92,"resourceType":79,"resourceTypeDesc":80,"sizeBytes":93,"sourceHtmlUrl":94},"references\u002Fpower-optimization.md",10862,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002Freferences\u002Fpower-optimization.md",{"path":96,"resourceType":79,"resourceTypeDesc":80,"sizeBytes":97,"sourceHtmlUrl":98},"references\u002Frtos-patterns.md",8117,"https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002F.agents\u002Fskills\u002Fembedded-systems\u002Freferences\u002Frtos-patterns.md",[100,131,138,165,187,214],{"skillNo":101,"name":102,"nameZh":6,"description":103,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":104,"categories":105,"keywords":112,"publishedAt":44},"01M6X0ECZKGP44NP2JW588B9RG","vercel-react-best-practices","React and Next.js performance optimization guidelines from Vercel Engineering. This skill should be used when writing, reviewing, or refactoring React\u002FNext.js code to ensure optimal performance patterns. Triggers on tasks involving React components, Next.js pages, data fetching, bundle optimization, or performance improvements.","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fskills\u002Fvercel-react-best-practices\u002FSKILL.md",[106,111],{"categoryNo":107,"categoryName":108,"taxonomyType":109,"taxonomyTypeDesc":110},"01JBSEEDCAT000000000000009","前端开发","SCENARIO","使用场景",{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[113,114,115,116,117,118,119,120,121,122,123,36,124,125,126,127,128,129,130,28],"react","vercel react best practices","best practices","react best practices","vercel","writing","performance","components","react components","guidelines","tasks","Optimization","data","refactoring","patterns","next","triggers","data fetching",{"skillNo":132,"name":102,"nameZh":6,"description":103,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":133,"categories":134,"keywords":137,"publishedAt":44},"01M6X05WCVH879XKZEAQ15PHQX","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fpackages\u002Fcodegraph\u002Fdata\u002Fskill\u002Fvercel-react-best-practices\u002FSKILL.md",[135,136],{"categoryNo":107,"categoryName":108,"taxonomyType":109,"taxonomyTypeDesc":110},{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[113,114,115,116,117,118,119,120,121,122,123,36,124,125,126,127,128,129,130,28],{"skillNo":139,"name":140,"nameZh":6,"description":141,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":142,"categories":143,"keywords":148,"publishedAt":44},"01M6WZ286AR2SYE9GZYVW0CNYG","wordpress-pro","Develops custom WordPress themes and plugins, creates and registers Gutenberg blocks and block patterns, configures WooCommerce stores, implements WordPress REST API endpoints, applies security hardening (nonces, sanitization, escaping, capability checks), and optimizes performance through caching and query tuning. Use when building WordPress themes, writing plugins, customizing Gutenberg blocks, extending WooCommerce, working with ACF, using the WordPress REST API, applying hooks and filters, or improving WordPress performance and security.","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fpackages\u002Fcodegraph\u002Fdata\u002Flifecycle-skills\u002Fwordpress-pro\u002FSKILL.md",[144,147],{"categoryNo":145,"categoryName":146,"taxonomyType":109,"taxonomyTypeDesc":110},"01JBSEEDCAT000000000000010","后端与接口",{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[149,150,151,118,152,119,36,153,154,155,156,157,158,159,160,161,162,163,164,28],"wordpress","wordpress pro","pro","security","tuning","api","laravel","reviewer","hooks","filters","expert","query","woocommerce","caching","themes","sanitization",{"skillNo":166,"name":167,"nameZh":6,"description":168,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":169,"categories":170,"keywords":173,"publishedAt":44},"01M6WZ1ZVG6PJ4PVN9RTK0BX7Z","websocket-engineer","Use when building real-time communication systems with WebSockets or Socket.IO. Invoke for bidirectional messaging, horizontal scaling with Redis, presence tracking, room management.","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fpackages\u002Fcodegraph\u002Fdata\u002Flifecycle-skills\u002Fwebsocket-engineer\u002FSKILL.md",[171,172],{"categoryNo":145,"categoryName":146,"taxonomyType":109,"taxonomyTypeDesc":110},{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[174,175,176,177,36,178,179,154,156,180,159,27,181,182,183,184,185,186,30,28],"websocket","engineer","websocket engineer","architecture","messaging","monitoring","fastapi","scaling","io","communication systems","presence","updates","socket",{"skillNo":188,"name":189,"nameZh":6,"description":190,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":191,"categories":192,"keywords":196,"publishedAt":44},"01M6WZ1G86ZR73H0WNM6CGNRGF","vue-expert","Builds Vue 3 components with Composition API patterns, configures Nuxt 3 SSR\u002FSSG projects, sets up Pinia stores, scaffolds Quasar\u002FCapacitor mobile apps, implements PWA features, and optimises Vite builds. Use when creating Vue 3 applications with Composition API, writing reusable composables, managing state with Pinia, building hybrid mobile apps with Quasar or Capacitor, configuring service workers, or tuning Vite configuration and TypeScript integration.","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fpackages\u002Fcodegraph\u002Fdata\u002Flifecycle-skills\u002Fvue-expert\u002FSKILL.md",[193,194,195],{"categoryNo":107,"categoryName":108,"taxonomyType":109,"taxonomyTypeDesc":110},{"categoryNo":145,"categoryName":146,"taxonomyType":109,"taxonomyTypeDesc":110},{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[197,159,198,199,118,200,120,201,202,203,204,205,206,207,208,209,210,211,212,213],"vue","vue expert","frontend","typescript","config","applications","Composition","projects","pinia","use","router","workers","mobile","reusable","worker","apps","hybrid",{"skillNo":215,"name":216,"nameZh":6,"description":217,"descriptionZh":6,"repositoryFullName":8,"ownerLogin":9,"ownerAvatarUrl":10,"ownerAccountNo":11,"ownerDisplayName":12,"repositoryNo":13,"starsCount":14,"licenseSpdxId":15,"licenseFileUrl":6,"sourceHtmlUrl":218,"categories":219,"keywords":222,"publishedAt":44},"01M6WZ1AP3GFCBAMD712X8KRP7","vue-expert-js","Creates Vue 3 components, builds vanilla JS composables, configures Vite projects, and sets up routing and state management using JavaScript only — no TypeScript. Generates JSDoc-typed code with @typedef, @param, and @returns annotations for full type coverage without a TS compiler. Use when building Vue 3 applications with JavaScript only (no TypeScript), when projects require JSDoc-based type hints, when migrating from Vue 2 Options API to Composition API in JS, or when teams prefer vanilla JavaScript, .mjs modules, or need quick prototypes without TypeScript setup.","https:\u002F\u002Fgithub.com\u002FPIXARTSeu\u002FSynapse\u002Fblob\u002Fmain\u002Fpackages\u002Fcodegraph\u002Fdata\u002Flifecycle-skills\u002Fvue-expert-js\u002FSKILL.md",[220,221],{"categoryNo":107,"categoryName":108,"taxonomyType":109,"taxonomyTypeDesc":110},{"categoryNo":19,"categoryName":20,"taxonomyType":21,"taxonomyTypeDesc":22},[197,223,159,224,198,199,200,120,36,154,203,204,225,226,227,228,229,230,231,28],"js","vue expert js","coverage","only","up","modules","options","jsdoc","quick"]